

CLAIMS

What is claimed is:

1. A secure processing system for a communication
5 device comprising:
 a host processor; and
 a secure memory coupled to the host processor by a
data bus, wherein the secure memory comprises:
 a laser-scribed encryption key;
10 encryption logic circuitry for implementing a
symmetric encryption algorithm using the laser-scribed
encryption key;
 a plurality of blocking gates coupling the
encryption logic circuitry with the laser-scribed
15 encryption key; and
 a memory,
 wherein sensitive data is encrypted by the
encryption logic circuitry using the laser-scribed
encryption key and stored as encrypted data in a data
20 storage medium, and
 wherein the encrypted data is decrypted by the
encryption logic circuitry with the laser-scribed
encryption key and transferred to the memory for use by
the host processor.
25
2. The processing system as claimed in claim 1
wherein the memory is a zeroizable memory having a
zeroizing input that causes the contents of the memory
to be erased when a zeroize signal is received on the
30 zeroizing input, and
 wherein said zeroize signal is sent to the
zeroizable memory by a system monitor upon the
occurrence of one of a plurality of predetermined
conditions.
35

3. The processing system as claimed in claim 1 wherein the host processor and secure memory are fabricated on an integrated circuit chip, and the encrypted data is stored in a non-volatile memory.

5

4. The processing system as claimed in claim 3 wherein the non-volatile memory includes a portion internal to the integrated circuit chip and a portion external to the integrated circuit chip, and wherein the encrypted data is stored on the portion internal to the integrated circuit chip when the portion internal is available.

5. The processing system as claimed in claim 1 wherein the blocking gates are comprised of logic gates and have a blocking control signal input preventing access to the laser-scribed encryption key by the encryption logic circuitry.

6. The processing system as claimed in claim 1 wherein the laser-scribed encryption key is stored in a one-time programmable memory element.

7. The processing system as claimed in claim 1 wherein the laser-scribed encryption key is stored in non-volatile memory selected from one of the group consisting of ROM, EEPROM, MRAM (Magnetoresistive RAM), battery backed RAM or DRAM and fast logic.

30

8. The processing system as claimed in claim 1 wherein the laser-scribed encryption key is generated by laser-scribing a semiconductor die during fabrication of the secure memory to create a plurality
5 of fixed "ones" and "zeroes" which make up the laser-scribed encryption key, and

wherein the laser-scribed encryption key has a value that is randomly generated and is unique for each secure memory of a plurality of secure memories of
10 different processing systems.

9. The processing system as claimed in claim 1 wherein the laser-scribed encryption key is generated by burning one-time programmable fuses on a
15 semiconductor die to create a plurality of fixed "ones" and "zeroes" which make up the laser-scribed encryption key, and

wherein the laser-scribed encryption key has a value that is randomly generated and is unique for each
20 secure memory of a plurality of secure memories of different processing systems.

10. The processing system as claimed in claim 1 wherein the symmetric encryption algorithm is a block
25 cipher encryption algorithm.

11. The processing system as claimed in claim 1 wherein the host processor is coupled to an external memory having a secret key stored therein in encrypted
30 form, the secret key being encrypted with the laser-scribed encryption key, and said secret key being used for secure communication between the communication device and other communication devices.

35

15. The communication device as claimed in claim 14 wherein the data communication device is adapted for transmitting data to another communication device, and wherein the secret key is further used to generate a digital signature associated with said data, said digital signature being transmitted along with said data.

16. The communication device as claimed in claim 12 wherein the communication device is a wireless communication device for communicating secured voice, and wherein the secret key is used for generating a common session key for communicating with another communication device,

and wherein prior to using said secret key, said secret key being decrypted by encryption logic of the secure memory using the laser-scribed encryption key and stored in unencrypted form in zeroizable memory.

17. The communication device as claimed in claim 12 wherein the secret key is one of a plurality of secret encryption keys stored in encrypted form in the non-secure memory, the plurality of secret keys being encrypted with the laser-scribed encryption key, and

wherein one of the secret keys of the plurality is selected for secure communication between the communication device and other communication device, and wherein a zeroizable memory is cleared after communication with the other communication device, and

wherein prior to using said selected secret key, said selected secret key is decrypted by the encryption logic using the laser-scribed encryption key and stored in unencrypted form in the zeroizable memory.

35

18. The communication device as claimed in claim 12 wherein the secure memory further comprises:

a plurality of blocking gates coupled to the laser-scribed encryption key;

5 encryption logic circuitry for implementing a symmetric encryption algorithm using the laser-scribed encryption key and coupled to the blocking gates; and

a zeroizable memory coupled to the encryption logic circuitry,

10 wherein sensitive data is encrypted by the encryption logic circuitry using the laser-scribed encryption key and stored as encrypted data in the non-secure memory, and

15 wherein the encrypted data is decrypted by the encryption logic circuitry with the laser-scribed encryption key and transferred to the zeroizable memory for use by the host processor.

002260" 646T 2960

21. The method as claimed in claim 20 further comprising the step of enabling the blocking gates preventing the encryption logic circuitry from accessing the laser scribed encryption key, the step of
- 5 enabling being performed upon completion of the decrypting step.